SlideShare a Scribd company logo

What's New in ANSYS RedHawk 2014

•
•
Ansys
Ansys

This presentation highlights the new capabilities of RedHawk, the industry standard power noise and reliability sign-off solution that is FinFET ready. The new features include Distributed Machine Processing (DMP) for ultra large design simulation with sign-off accuracy, Chip Package Analysis (CPA) - the industry's first integrated chip-package co-simulation and co-analysis environment, and foundry certification for 16nm FinFET design. Learn more on our website: https://bit.ly/1t3lNZ1

Engineering
1 of 20
Download to read offline
6/23/2014 © 2014 ANSYS, Inc. 1 What’s New in RedHawk™ 2014 Design Automation Conference 2014
6/23/2014 © 2014 ANSYS, Inc. 2 RedHawk 2014 Industry Standard Power Noise Reliability Sign-Off Industry Standard Input Data Foundry Certified Collaterals Package Layout RedHawk 2014 Totem™ IP Models Connectivity, Static IR Power, Signal EM Dynamic Voltage Drop Rush Current Substrate Noise ESD Integrity Chip Power Model Impact on Timing
6/23/2014 © 2014 ANSYS, Inc. 3 Best-in-Class Engines Industry Standard Power Noise Reliability Sign-Off VectorLess™ Statistical, RTL2GDS, Mixed-mode Sign-off Coverage Integrated Extraction, Solver Silicon Validated Accuracy On-die RLC, Package/PCB RLCK APL, Pico-second Resolution Scalable Architecture Native Stacked Die (3D, 2.5D), Distributed Full-chip Capacity
6/23/2014 © 2014 ANSYS, Inc. 4 Source: ARM FinFET study, 2013 FinFET Advantages: • Improved performance • Reduced power • Higher device density Technology Trends: FinFET Adoption
6/23/2014 © 2014 ANSYS, Inc. 5 FinFET Based Design Challenges Reduced Noise Margins Requirements for FinFET Based Design Power Noise Sign-off • Capacity Ultra-large Design Modeling • Reliability EM and ESD Accuracy • Chip-Package-System Comprehensive and Accurate Noise Prediction Reduced EM / ESD Tolerance Increased Temp. Effect
6/23/2014 © 2014 ANSYS, Inc. 6 FinFET Design Challenges: Power Noise Higher Voltage Drop IR + L di / dt More Switching Current (Higher Density) Higher Peak Currents (25% more) More Complex and Higher Grid Impedance Reduced Supply Voltages (<800mV) • 100mV on 1V (10%) vs 150mV on 700mV (21%) • Significantly lower tolerance for error On-Chip Power Grid Circuits Package / PCB Foundry Certification Switching Scenario Detailed Model Exploding Capacity, Complexity and Accuracy Needs
6/23/2014 © 2014 ANSYS, Inc. 7 FinFET Design Challenges: EM Reliability Degraded EM Limits Heightened EM Violations (30% Less) Increased Peak Current (25% more) Increased Self Heating Power EM Post Thermal EM Higher FinFET Temp • Via and Wire EM limits routing / driver sizing • Thermal impact on EM: – 25ºC increase on FinFET degrades expected lifetime by 3x to 5x on device and metal layers
6/23/2014 © 2014 ANSYS, Inc. 8 FinFET Design Challenges: ESD Reliability Higher ESD Sensitivity • Careful layout based ESD design planning • ESD integrity as part of sign-off Higher Device Sizes Lack of Snapback Device Support Degraded Diode Protection Reduced Interconnect Reliability
6/23/2014 © 2014 ANSYS, Inc. 9 FinFETs: Expanding Capacity Challenges Discrete Single core Dual core Quad-core Multi-core CPU + GPU, DDR5, … ~1.5B+ nodes ~ 300M gates ~3B+ nodes ~500M nodes ~ 120M gates ~100M nodes ~50M nodes ~ 50M gates ~ 12M gates Multi-CPU Distributed Hierarchical Smart Caching
6/23/2014 © 2014 ANSYS, Inc. 10 DMP: Distributed Machine Processing Capacity and Performance Analysis Result Exploration Distributed Simulation • Distributed full-chip simulation with package and PCB impact • Design split and simulated over the network with each partition full-chip aware • Full flat accuracy with 2-3X performance gain Chip + Package + PCB
6/23/2014 © 2014 ANSYS, Inc. 11 DMP Performance Benchmark 3X Performance Improvement from Prior Generation RedHawk (2009) RedHawk (2012) RedHawk (2012) Hierarchical RedHawk (2014) DMP 100+M Instance Design
6/23/2014 © 2014 ANSYS, Inc. 12 FinFET: Increased Noise Sensitivity Chip Team Package Team Existing Approach • Chip team needs to decipher and use package model • No immediate feedback on package design issues
6/23/2014 © 2014 ANSYS, Inc. 13 FinFET: Increased Noise Sensitivity Chip Team Package Team RedHawk-CPA Simultaneous Package and Chip Voltage Drop Debug and Optimization
6/23/2014 © 2014 ANSYS, Inc. 14 RedHawk-CPA: Package-Aware Chip Signoff Accuracy and Ease-of-Use • Fully distributed, chip analysis ready, per bump parasitic network • Automatic hook-up to chip layout maintaining pin-to-pin mapping • Simultaneous chip-package design analysis and optimization Distributed 19.2mV Lumped 13.8mV
6/23/2014 © 2014 ANSYS, Inc. 15 RedHawk-CPA Performance Size Runtime/Memory # Terminals 6 layers, 3 domains Per Bump Resolution 10 min / ~15 GB 600 Package Extraction RedHawk Simulation No Package Lumped Package RedHawk-CPA Simulation Time 53 min 51 min 58 min Memory Usage 6.8 GB 6.9 GB 7.76 GB
6/23/2014 © 2014 ANSYS, Inc. 16 RedHawk-CPA Impact on DvD • Ideal Voltage = 0.998V • 3 simulation results – Green No Pkg maxima @ 0.99V – Blue Lump Pkg maxima @ 0.97V – Red Dist Pkg maxima @ 0.93V • Distribution of instance DvD shifts with CPA R-L-C-K package Instance Voltage Number of Instances Higher voltage drop
6/23/2014 © 2014 ANSYS, Inc. 17 Foundry Certified for FinFET Processes Certified for TSMC 16N v1.0 and Intel Custom Foundry 14nm • Resistance correlation including Middle-end and Back-end layers • EM Rule handling • IR/DvD extraction and analysis Unique Metal Architecture • Special metal layers • Complex via structures and shapes • Diffusion as interconnect structures Enhanced Modeling • Dummy devices • Vertical resistance • Double patterning Complex EM, ESD • Current-direction, metal topology based • Width, temperature, self-heat, etc • Pseudo-via, RMS, etc.
6/23/2014 © 2014 ANSYS, Inc. 18 RedHawk 2014 Industry Standard Power Noise Reliability Sign-Off Connectivity Checks Static Analysis Power/SignalEM Vectorless Dynamic ESD Integrity In-rush Current Chip Power Model Impact on Timing Reliability Power Noise Gridcheck Vectorless Scan RTL/Gate VCD Applied Analysis Distributed Pkg (CPA) Maximum Signoff Coverage!
6/23/2014 © 2014 ANSYS, Inc. 19 RedHawk 2014 Member of Elite Group of Best-in-Class Solutions ANSYS Fluent™ • Aerodynamics • Engine Combustion • Thermal Management ANSYS Mechanical™ • Static Structural • Vibration and Stress • Component Design ANSYS HFSS™ • EMI/EMC Certification • Wireless Connectivity • Electric Motors, Battery ANSYS RedHawk™ • RTL2GDS Power Noise • Foundry Certified Reliability • C-P-S Power, Signal, Thermal
6/23/2014 © 2014 ANSYS, Inc. 20 Related Presentations @ DAC2014 • System Power Analysis with Correlation Results for Advanced Processor Designs • Silicon Correlation of RedHawk Dynamic Voltage Drop in High Power Density SoC • Chip-Package-System Based Power Integrity Analysis Flow for 14nm Mobile Designs • RedHawk-CPA: New Paradigm for Faster Chip-Package Convergence • Achieving Power Noise Reliability Sign-off for FinFET based Designs

Recommended

Methods for Achieving RTL to Gate Power Consistency
Methods for Achieving RTL to Gate Power ConsistencyMethods for Achieving RTL to Gate Power Consistency
Methods for Achieving RTL to Gate Power ConsistencyAnsys
 
PowerArtist: RTL Design for Power Platform
PowerArtist: RTL Design for Power PlatformPowerArtist: RTL Design for Power Platform
PowerArtist: RTL Design for Power PlatformAnsys
 
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation SystemSynopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation SystemMostafa Khamis
 
ANSYS RedHawk-CPA: New Paradigm for Faster Chip-Package Convergence
ANSYS RedHawk-CPA: New Paradigm for Faster Chip-Package ConvergenceANSYS RedHawk-CPA: New Paradigm for Faster Chip-Package Convergence
ANSYS RedHawk-CPA: New Paradigm for Faster Chip-Package ConvergenceAnsys
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSubash John
 
Vlsi Synthesis
Vlsi SynthesisVlsi Synthesis
Vlsi SynthesisSIVA NAGENDRA REDDY
 
3. Synthesis.pptx
3. Synthesis.pptx3. Synthesis.pptx
3. Synthesis.pptxAhmed Abdelazeem
 
Low Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignLow Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignRajesh_navandar
 

Recommended

Methods for Achieving RTL to Gate Power Consistency
Methods for Achieving RTL to Gate Power ConsistencyMethods for Achieving RTL to Gate Power Consistency
Methods for Achieving RTL to Gate Power ConsistencyAnsys
 
PowerArtist: RTL Design for Power Platform
PowerArtist: RTL Design for Power PlatformPowerArtist: RTL Design for Power Platform
PowerArtist: RTL Design for Power PlatformAnsys
 
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation SystemSynopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation SystemMostafa Khamis
 
ANSYS RedHawk-CPA: New Paradigm for Faster Chip-Package Convergence
ANSYS RedHawk-CPA: New Paradigm for Faster Chip-Package ConvergenceANSYS RedHawk-CPA: New Paradigm for Faster Chip-Package Convergence
ANSYS RedHawk-CPA: New Paradigm for Faster Chip-Package ConvergenceAnsys
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSubash John
 
Vlsi Synthesis
Vlsi SynthesisVlsi Synthesis
Vlsi SynthesisSIVA NAGENDRA REDDY
 
3. Synthesis.pptx
3. Synthesis.pptx3. Synthesis.pptx
3. Synthesis.pptxAhmed Abdelazeem
 
Low Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignLow Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignRajesh_navandar
 
Low Power VLSI Design
Low Power VLSI DesignLow Power VLSI Design
Low Power VLSI DesignMahesh Dananjaya
 
Study of inter and intra chip variations
Study of inter and intra chip variationsStudy of inter and intra chip variations
Study of inter and intra chip variationsRajesh M
 
2Overview of Primetime.pptx
2Overview of Primetime.pptx2Overview of Primetime.pptx
2Overview of Primetime.pptxShivangPanara
 
Advanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip DesignAdvanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip DesignDr. Shivananda Koteshwar
 
Verilog HDL
Verilog HDLVerilog HDL
Verilog HDLMantra VLSI
 
ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)Sudhanshu Janwadkar
 
Totem Technologies for Analog, Memory, Mixed-Signal Designs
Totem Technologies for Analog, Memory, Mixed-Signal DesignsTotem Technologies for Analog, Memory, Mixed-Signal Designs
Totem Technologies for Analog, Memory, Mixed-Signal DesignsAnsys
 
Eco
EcoEco
EcoRajesh M
 
Verilog HDL Training Course
Verilog HDL Training CourseVerilog HDL Training Course
Verilog HDL Training CoursePaul Laskowski
 
1. Introduction to PnR.pptx
1. Introduction to PnR.pptx1. Introduction to PnR.pptx
1. Introduction to PnR.pptxAhmed Abdelazeem
 
ASIC Design.pdf
ASIC Design.pdfASIC Design.pdf
ASIC Design.pdfAhmed Abdelazeem
 
Low Power Techniques
Low Power TechniquesLow Power Techniques
Low Power Techniqueskeshava murali
 
VLSI Power Reduction
VLSI Power ReductionVLSI Power Reduction
VLSI Power ReductionMahesh Dananjaya
 
Low Power Design and Verification
Low Power Design and VerificationLow Power Design and Verification
Low Power Design and VerificationDVClub
 
Passive component z versus freq
Passive component z versus freqPassive component z versus freq
Passive component z versus freqPei-Che Chang
 
ZERO WIRE LOAD MODEL.pptx
ZERO WIRE LOAD MODEL.pptxZERO WIRE LOAD MODEL.pptx
ZERO WIRE LOAD MODEL.pptxVishalYadav29718
 
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUITPOWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUITAnil Yadav
 
RF Module Design - [Chapter 1] From Basics to RF Transceivers
RF Module Design - [Chapter 1] From Basics to RF TransceiversRF Module Design - [Chapter 1] From Basics to RF Transceivers
RF Module Design - [Chapter 1] From Basics to RF TransceiversSimen Li
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyMurali Rai
 
OIF CEI-112G at OFC 2020 Presentation
OIF CEI-112G at OFC 2020 PresentationOIF CEI-112G at OFC 2020 Presentation
OIF CEI-112G at OFC 2020 PresentationLeah Wilkinson
 
Achieving Power Noise Reliability Sign-off for FinFET based Designs
Achieving Power Noise Reliability Sign-off for FinFET based DesignsAchieving Power Noise Reliability Sign-off for FinFET based Designs
Achieving Power Noise Reliability Sign-off for FinFET based DesignsAnsys
 
Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...
Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...
Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...Ansys
 

More Related Content

What's hot

Study of inter and intra chip variations
Study of inter and intra chip variationsStudy of inter and intra chip variations
Study of inter and intra chip variationsRajesh M
 
2Overview of Primetime.pptx
2Overview of Primetime.pptx2Overview of Primetime.pptx
2Overview of Primetime.pptxShivangPanara
 
Advanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip DesignAdvanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip DesignDr. Shivananda Koteshwar
 
ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)Sudhanshu Janwadkar
 
Totem Technologies for Analog, Memory, Mixed-Signal Designs
Totem Technologies for Analog, Memory, Mixed-Signal DesignsTotem Technologies for Analog, Memory, Mixed-Signal Designs
Totem Technologies for Analog, Memory, Mixed-Signal DesignsAnsys
 
Verilog HDL Training Course
Verilog HDL Training CourseVerilog HDL Training Course
Verilog HDL Training CoursePaul Laskowski
 
1. Introduction to PnR.pptx
1. Introduction to PnR.pptx1. Introduction to PnR.pptx
1. Introduction to PnR.pptxAhmed Abdelazeem
 
Low Power Design and Verification
Low Power Design and VerificationLow Power Design and Verification
Low Power Design and VerificationDVClub
 
Passive component z versus freq
Passive component z versus freqPassive component z versus freq
Passive component z versus freqPei-Che Chang
 
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUITPOWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUITAnil Yadav
 
RF Module Design - [Chapter 1] From Basics to RF Transceivers
RF Module Design - [Chapter 1] From Basics to RF TransceiversRF Module Design - [Chapter 1] From Basics to RF Transceivers
RF Module Design - [Chapter 1] From Basics to RF TransceiversSimen Li
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyMurali Rai
 
OIF CEI-112G at OFC 2020 Presentation
OIF CEI-112G at OFC 2020 PresentationOIF CEI-112G at OFC 2020 Presentation
OIF CEI-112G at OFC 2020 PresentationLeah Wilkinson
 

What's hot (20)

Low Power VLSI Design
Low Power VLSI DesignLow Power VLSI Design
Low Power VLSI Design
 
Study of inter and intra chip variations
Study of inter and intra chip variationsStudy of inter and intra chip variations
Study of inter and intra chip variations
 
2Overview of Primetime.pptx
2Overview of Primetime.pptx2Overview of Primetime.pptx
2Overview of Primetime.pptx
 
Advanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip DesignAdvanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip Design
 
Verilog HDL
Verilog HDLVerilog HDL
Verilog HDL
 
ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)
 
Totem Technologies for Analog, Memory, Mixed-Signal Designs
Totem Technologies for Analog, Memory, Mixed-Signal DesignsTotem Technologies for Analog, Memory, Mixed-Signal Designs
Totem Technologies for Analog, Memory, Mixed-Signal Designs
 
Eco
EcoEco
Eco
 
Verilog HDL Training Course
Verilog HDL Training CourseVerilog HDL Training Course
Verilog HDL Training Course
 
1. Introduction to PnR.pptx
1. Introduction to PnR.pptx1. Introduction to PnR.pptx
1. Introduction to PnR.pptx
 
ASIC Design.pdf
ASIC Design.pdfASIC Design.pdf
ASIC Design.pdf
 
Low Power Techniques
Low Power TechniquesLow Power Techniques
Low Power Techniques
 
VLSI Power Reduction
VLSI Power ReductionVLSI Power Reduction
VLSI Power Reduction
 
Low Power Design and Verification
Low Power Design and VerificationLow Power Design and Verification
Low Power Design and Verification
 
Passive component z versus freq
Passive component z versus freqPassive component z versus freq
Passive component z versus freq
 
ZERO WIRE LOAD MODEL.pptx
ZERO WIRE LOAD MODEL.pptxZERO WIRE LOAD MODEL.pptx
ZERO WIRE LOAD MODEL.pptx
 
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUITPOWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
 
RF Module Design - [Chapter 1] From Basics to RF Transceivers
RF Module Design - [Chapter 1] From Basics to RF TransceiversRF Module Design - [Chapter 1] From Basics to RF Transceivers
RF Module Design - [Chapter 1] From Basics to RF Transceivers
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool Terminalogy
 
OIF CEI-112G at OFC 2020 Presentation
OIF CEI-112G at OFC 2020 PresentationOIF CEI-112G at OFC 2020 Presentation
OIF CEI-112G at OFC 2020 Presentation
 

Similar to What's New in ANSYS RedHawk 2014

Achieving Power Noise Reliability Sign-off for FinFET based Designs
Achieving Power Noise Reliability Sign-off for FinFET based DesignsAchieving Power Noise Reliability Sign-off for FinFET based Designs
Achieving Power Noise Reliability Sign-off for FinFET based DesignsAnsys
 
Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...
Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...
Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...Ansys
 
Datablad opa627 operasjonsforsterer sven åge eriksen fagskolen telemark opamp...
Datablad opa627 operasjonsforsterer sven åge eriksen fagskolen telemark opamp...Datablad opa627 operasjonsforsterer sven åge eriksen fagskolen telemark opamp...
Datablad opa627 operasjonsforsterer sven åge eriksen fagskolen telemark opamp...Sven Åge Eriksen
 
BSmithResume2017
BSmithResume2017BSmithResume2017
BSmithResume2017Barry Smith
 
Andrew HP12-57W
Andrew HP12-57WAndrew HP12-57W
Andrew HP12-57Wsavomir
 
How to Identify and Prevent ESD Failures using PathFinder
How to Identify and Prevent ESD Failures using PathFinderHow to Identify and Prevent ESD Failures using PathFinder
How to Identify and Prevent ESD Failures using PathFinderAnsys
 
BSmithResume2016
BSmithResume2016BSmithResume2016
BSmithResume2016Barry Smith
 
Andrew HP12-59
Andrew HP12-59Andrew HP12-59
Andrew HP12-59savomir
 
Andrew HP12-59W
Andrew HP12-59WAndrew HP12-59W
Andrew HP12-59Wsavomir
 
Andrew HP12-82
Andrew HP12-82Andrew HP12-82
Andrew HP12-82savomir
 
STS Characterization to Production Test
STS Characterization to Production TestSTS Characterization to Production Test
STS Characterization to Production TestHank Lydick
 
Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions Arvind Kumar
 
Duotech's F-16 Briefing During the 2015 F-16 TCG WWR
Duotech's F-16 Briefing During the 2015 F-16 TCG WWRDuotech's F-16 Briefing During the 2015 F-16 TCG WWR
Duotech's F-16 Briefing During the 2015 F-16 TCG WWRLee Cloer
 
hyperlynx_compress.pdf
hyperlynx_compress.pdfhyperlynx_compress.pdf
hyperlynx_compress.pdfraimonribal
 
Andrew HP12F-57W
Andrew HP12F-57WAndrew HP12F-57W
Andrew HP12F-57Wsavomir
 
Andrew HP10-57W
Andrew HP10-57WAndrew HP10-57W
Andrew HP10-57Wsavomir
 
Greg Gilmore Modeling Engineer
Greg Gilmore Modeling EngineerGreg Gilmore Modeling Engineer
Greg Gilmore Modeling EngineerGregory Gilmore
 
Roman Nemish. Global IoT Technologies, Most Common Use Cases and Success Stra...
Roman Nemish. Global IoT Technologies, Most Common Use Cases and Success Stra...Roman Nemish. Global IoT Technologies, Most Common Use Cases and Success Stra...
Roman Nemish. Global IoT Technologies, Most Common Use Cases and Success Stra...IT Arena
 
Andrew HP12-44
Andrew HP12-44Andrew HP12-44
Andrew HP12-44savomir
 

Similar to What's New in ANSYS RedHawk 2014 (20)

Achieving Power Noise Reliability Sign-off for FinFET based Designs
Achieving Power Noise Reliability Sign-off for FinFET based DesignsAchieving Power Noise Reliability Sign-off for FinFET based Designs
Achieving Power Noise Reliability Sign-off for FinFET based Designs
 
Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...
Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...
Full DDR Bank Power and Signal Integrity Analysis with Chip-Package-System Co...
 
Datablad opa627 operasjonsforsterer sven åge eriksen fagskolen telemark opamp...
Datablad opa627 operasjonsforsterer sven åge eriksen fagskolen telemark opamp...Datablad opa627 operasjonsforsterer sven åge eriksen fagskolen telemark opamp...
Datablad opa627 operasjonsforsterer sven åge eriksen fagskolen telemark opamp...
 
BSmithResume2017
BSmithResume2017BSmithResume2017
BSmithResume2017
 
Andrew HP12-57W
Andrew HP12-57WAndrew HP12-57W
Andrew HP12-57W
 
How to Identify and Prevent ESD Failures using PathFinder
How to Identify and Prevent ESD Failures using PathFinderHow to Identify and Prevent ESD Failures using PathFinder
How to Identify and Prevent ESD Failures using PathFinder
 
GPSANDOR_2016
GPSANDOR_2016GPSANDOR_2016
GPSANDOR_2016
 
BSmithResume2016
BSmithResume2016BSmithResume2016
BSmithResume2016
 
Andrew HP12-59
Andrew HP12-59Andrew HP12-59
Andrew HP12-59
 
Andrew HP12-59W
Andrew HP12-59WAndrew HP12-59W
Andrew HP12-59W
 
Andrew HP12-82
Andrew HP12-82Andrew HP12-82
Andrew HP12-82
 
STS Characterization to Production Test
STS Characterization to Production TestSTS Characterization to Production Test
STS Characterization to Production Test
 
Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions
 
Duotech's F-16 Briefing During the 2015 F-16 TCG WWR
Duotech's F-16 Briefing During the 2015 F-16 TCG WWRDuotech's F-16 Briefing During the 2015 F-16 TCG WWR
Duotech's F-16 Briefing During the 2015 F-16 TCG WWR
 
hyperlynx_compress.pdf
hyperlynx_compress.pdfhyperlynx_compress.pdf
hyperlynx_compress.pdf
 
Andrew HP12F-57W
Andrew HP12F-57WAndrew HP12F-57W
Andrew HP12F-57W
 
Andrew HP10-57W
Andrew HP10-57WAndrew HP10-57W
Andrew HP10-57W
 
Greg Gilmore Modeling Engineer
Greg Gilmore Modeling EngineerGreg Gilmore Modeling Engineer
Greg Gilmore Modeling Engineer
 
Roman Nemish. Global IoT Technologies, Most Common Use Cases and Success Stra...
Roman Nemish. Global IoT Technologies, Most Common Use Cases and Success Stra...Roman Nemish. Global IoT Technologies, Most Common Use Cases and Success Stra...
Roman Nemish. Global IoT Technologies, Most Common Use Cases and Success Stra...
 
Andrew HP12-44
Andrew HP12-44Andrew HP12-44
Andrew HP12-44
 

More from Ansys

Reliability Engineering Services Overview
Reliability Engineering Services OverviewReliability Engineering Services Overview
Reliability Engineering Services OverviewAnsys
 
Accelerating Innovation Through HPC-Enabled Simulations
Accelerating Innovation Through HPC-Enabled SimulationsAccelerating Innovation Through HPC-Enabled Simulations
Accelerating Innovation Through HPC-Enabled SimulationsAnsys
 
Mechanical Simulations for Electronic Products
Mechanical Simulations for Electronic ProductsMechanical Simulations for Electronic Products
Mechanical Simulations for Electronic ProductsAnsys
 
Accelerating Innovation Through HPC-Enabled Simulations
Accelerating Innovation Through HPC-Enabled SimulationsAccelerating Innovation Through HPC-Enabled Simulations
Accelerating Innovation Through HPC-Enabled SimulationsAnsys
 
Automotive Sensor Simulation
Automotive Sensor SimulationAutomotive Sensor Simulation
Automotive Sensor SimulationAnsys
 
Volvo Trucks GPS Antenna Placement
Volvo Trucks GPS Antenna PlacementVolvo Trucks GPS Antenna Placement
Volvo Trucks GPS Antenna PlacementAnsys
 
Molex Automotive Connector Simulation Using Ansys
Molex Automotive Connector Simulation Using AnsysMolex Automotive Connector Simulation Using Ansys
Molex Automotive Connector Simulation Using AnsysAnsys
 
ANSYS SCADE Usage for Unmanned Aircraft Vehicles
ANSYS SCADE Usage for Unmanned Aircraft VehiclesANSYS SCADE Usage for Unmanned Aircraft Vehicles
ANSYS SCADE Usage for Unmanned Aircraft VehiclesAnsys
 
Benefits of Intel Technologies for Engineering Simulation
Benefits of Intel Technologies for Engineering SimulationBenefits of Intel Technologies for Engineering Simulation
Benefits of Intel Technologies for Engineering SimulationAnsys
 
6 Myths of High-Performance Computing
6 Myths of High-Performance Computing6 Myths of High-Performance Computing
6 Myths of High-Performance ComputingAnsys
 
ANSYS USERMAT for Prediction of Bone Failure
ANSYS USERMAT for Prediction of Bone FailureANSYS USERMAT for Prediction of Bone Failure
ANSYS USERMAT for Prediction of Bone FailureAnsys
 
ANSYS Corporate Overview
ANSYS Corporate OverviewANSYS Corporate Overview
ANSYS Corporate OverviewAnsys
 
Thermal Reliability for FinFET based Designs
Thermal Reliability for FinFET based DesignsThermal Reliability for FinFET based Designs
Thermal Reliability for FinFET based DesignsAnsys
 
Modeling a Magnetic Stirrer Coupling for the Dispersion of Particulate Materials
Modeling a Magnetic Stirrer Coupling for the Dispersion of Particulate MaterialsModeling a Magnetic Stirrer Coupling for the Dispersion of Particulate Materials
Modeling a Magnetic Stirrer Coupling for the Dispersion of Particulate MaterialsAnsys
 
Solving 3-D Printing Design Problems with ANSYS CFD for UAV Project
Solving 3-D Printing Design Problems with ANSYS CFD for UAV ProjectSolving 3-D Printing Design Problems with ANSYS CFD for UAV Project
Solving 3-D Printing Design Problems with ANSYS CFD for UAV ProjectAnsys
 
ANSYS Performance on Xeon E5-2600 v3
ANSYS Performance on Xeon E5-2600 v3ANSYS Performance on Xeon E5-2600 v3
ANSYS Performance on Xeon E5-2600 v3Ansys
 
Advances in Accelerator-based CFD Simulation
Advances in Accelerator-based CFD SimulationAdvances in Accelerator-based CFD Simulation
Advances in Accelerator-based CFD SimulationAnsys
 
Use of FEA to Improve the Design of Suspension Springs for Reciprocating Comp...
Use of FEA to Improve the Design of Suspension Springs for Reciprocating Comp...Use of FEA to Improve the Design of Suspension Springs for Reciprocating Comp...
Use of FEA to Improve the Design of Suspension Springs for Reciprocating Comp...Ansys
 
Automotive Electrostatic Discharge Case Study
Automotive Electrostatic Discharge Case StudyAutomotive Electrostatic Discharge Case Study
Automotive Electrostatic Discharge Case StudyAnsys
 
How to Boost ANSYS Fluent Adjoint Using RBF Morph Software
How to Boost ANSYS Fluent Adjoint Using RBF Morph SoftwareHow to Boost ANSYS Fluent Adjoint Using RBF Morph Software
How to Boost ANSYS Fluent Adjoint Using RBF Morph SoftwareAnsys
 

More from Ansys (20)

Reliability Engineering Services Overview
Reliability Engineering Services OverviewReliability Engineering Services Overview
Reliability Engineering Services Overview
 
Accelerating Innovation Through HPC-Enabled Simulations
Accelerating Innovation Through HPC-Enabled SimulationsAccelerating Innovation Through HPC-Enabled Simulations
Accelerating Innovation Through HPC-Enabled Simulations
 
Mechanical Simulations for Electronic Products
Mechanical Simulations for Electronic ProductsMechanical Simulations for Electronic Products
Mechanical Simulations for Electronic Products
 
Accelerating Innovation Through HPC-Enabled Simulations
Accelerating Innovation Through HPC-Enabled SimulationsAccelerating Innovation Through HPC-Enabled Simulations
Accelerating Innovation Through HPC-Enabled Simulations
 
Automotive Sensor Simulation
Automotive Sensor SimulationAutomotive Sensor Simulation
Automotive Sensor Simulation
 
Volvo Trucks GPS Antenna Placement
Volvo Trucks GPS Antenna PlacementVolvo Trucks GPS Antenna Placement
Volvo Trucks GPS Antenna Placement
 
Molex Automotive Connector Simulation Using Ansys
Molex Automotive Connector Simulation Using AnsysMolex Automotive Connector Simulation Using Ansys
Molex Automotive Connector Simulation Using Ansys
 
ANSYS SCADE Usage for Unmanned Aircraft Vehicles
ANSYS SCADE Usage for Unmanned Aircraft VehiclesANSYS SCADE Usage for Unmanned Aircraft Vehicles
ANSYS SCADE Usage for Unmanned Aircraft Vehicles
 
Benefits of Intel Technologies for Engineering Simulation
Benefits of Intel Technologies for Engineering SimulationBenefits of Intel Technologies for Engineering Simulation
Benefits of Intel Technologies for Engineering Simulation
 
6 Myths of High-Performance Computing
6 Myths of High-Performance Computing6 Myths of High-Performance Computing
6 Myths of High-Performance Computing
 
ANSYS USERMAT for Prediction of Bone Failure
ANSYS USERMAT for Prediction of Bone FailureANSYS USERMAT for Prediction of Bone Failure
ANSYS USERMAT for Prediction of Bone Failure
 
ANSYS Corporate Overview
ANSYS Corporate OverviewANSYS Corporate Overview
ANSYS Corporate Overview
 
Thermal Reliability for FinFET based Designs
Thermal Reliability for FinFET based DesignsThermal Reliability for FinFET based Designs
Thermal Reliability for FinFET based Designs
 
Modeling a Magnetic Stirrer Coupling for the Dispersion of Particulate Materials
Modeling a Magnetic Stirrer Coupling for the Dispersion of Particulate MaterialsModeling a Magnetic Stirrer Coupling for the Dispersion of Particulate Materials
Modeling a Magnetic Stirrer Coupling for the Dispersion of Particulate Materials
 
Solving 3-D Printing Design Problems with ANSYS CFD for UAV Project
Solving 3-D Printing Design Problems with ANSYS CFD for UAV ProjectSolving 3-D Printing Design Problems with ANSYS CFD for UAV Project
Solving 3-D Printing Design Problems with ANSYS CFD for UAV Project
 
ANSYS Performance on Xeon E5-2600 v3
ANSYS Performance on Xeon E5-2600 v3ANSYS Performance on Xeon E5-2600 v3
ANSYS Performance on Xeon E5-2600 v3
 
Advances in Accelerator-based CFD Simulation
Advances in Accelerator-based CFD SimulationAdvances in Accelerator-based CFD Simulation
Advances in Accelerator-based CFD Simulation
 
Use of FEA to Improve the Design of Suspension Springs for Reciprocating Comp...
Use of FEA to Improve the Design of Suspension Springs for Reciprocating Comp...Use of FEA to Improve the Design of Suspension Springs for Reciprocating Comp...
Use of FEA to Improve the Design of Suspension Springs for Reciprocating Comp...
 
Automotive Electrostatic Discharge Case Study
Automotive Electrostatic Discharge Case StudyAutomotive Electrostatic Discharge Case Study
Automotive Electrostatic Discharge Case Study
 
How to Boost ANSYS Fluent Adjoint Using RBF Morph Software
How to Boost ANSYS Fluent Adjoint Using RBF Morph SoftwareHow to Boost ANSYS Fluent Adjoint Using RBF Morph Software
How to Boost ANSYS Fluent Adjoint Using RBF Morph Software
 

Recently uploaded

Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptxConcrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptxKartikeyaDwivedi3
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionDr.Costas Sachpazis
 
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfgUnit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfgsaravananr517913
 
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024hassan khalil
 
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEroselinkalist12
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionMebane Rash
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...asadnawaz62
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfAsst.prof M.Gokilavani
 
Piping Basic stress analysis by engineering
Piping Basic stress analysis by engineeringPiping Basic stress analysis by engineering
Piping Basic stress analysis by engineeringJuanCarlosMorales19600
 
computer application and construction management
computer application and construction managementcomputer application and construction management
computer application and construction managementMariconPadriquez1
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncssuser2ae721
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfROCENODodongVILLACER
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024Mark Billinghurst
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)Dr SOUNDIRARAJ N
 
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor CatchersTechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catcherssdickerson1
 
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerStudy on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerAnamika Sarkar
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptSAURABHKUMAR892774
 

Recently uploaded (20)

Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptxConcrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptx
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
 
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfgUnit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
 
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
 
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
 
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of Action
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
 
Piping Basic stress analysis by engineering
Piping Basic stress analysis by engineeringPiping Basic stress analysis by engineering
Piping Basic stress analysis by engineering
 
computer application and construction management
computer application and construction managementcomputer application and construction management
computer application and construction management
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdf
 
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes examplesPOWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes examples
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
 
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor CatchersTechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
 
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerStudy on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.ppt
 
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Serviceyoung call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
 

What's New in ANSYS RedHawk 2014

  • 1. 6/23/2014 © 2014 ANSYS, Inc. 1 What’s New in RedHawk™ 2014 Design Automation Conference 2014
  • 2. 6/23/2014 © 2014 ANSYS, Inc. 2 RedHawk 2014 Industry Standard Power Noise Reliability Sign-Off Industry Standard Input Data Foundry Certified Collaterals Package Layout RedHawk 2014 Totem™ IP Models Connectivity, Static IR Power, Signal EM Dynamic Voltage Drop Rush Current Substrate Noise ESD Integrity Chip Power Model Impact on Timing
  • 3. 6/23/2014 © 2014 ANSYS, Inc. 3 Best-in-Class Engines Industry Standard Power Noise Reliability Sign-Off VectorLess™ Statistical, RTL2GDS, Mixed-mode Sign-off Coverage Integrated Extraction, Solver Silicon Validated Accuracy On-die RLC, Package/PCB RLCK APL, Pico-second Resolution Scalable Architecture Native Stacked Die (3D, 2.5D), Distributed Full-chip Capacity
  • 4. 6/23/2014 © 2014 ANSYS, Inc. 4 Source: ARM FinFET study, 2013 FinFET Advantages: • Improved performance • Reduced power • Higher device density Technology Trends: FinFET Adoption
  • 5. 6/23/2014 © 2014 ANSYS, Inc. 5 FinFET Based Design Challenges Reduced Noise Margins Requirements for FinFET Based Design Power Noise Sign-off • Capacity Ultra-large Design Modeling • Reliability EM and ESD Accuracy • Chip-Package-System Comprehensive and Accurate Noise Prediction Reduced EM / ESD Tolerance Increased Temp. Effect
  • 6. 6/23/2014 © 2014 ANSYS, Inc. 6 FinFET Design Challenges: Power Noise Higher Voltage Drop IR + L di / dt More Switching Current (Higher Density) Higher Peak Currents (25% more) More Complex and Higher Grid Impedance Reduced Supply Voltages (<800mV) • 100mV on 1V (10%) vs 150mV on 700mV (21%) • Significantly lower tolerance for error On-Chip Power Grid Circuits Package / PCB Foundry Certification Switching Scenario Detailed Model Exploding Capacity, Complexity and Accuracy Needs
  • 7. 6/23/2014 © 2014 ANSYS, Inc. 7 FinFET Design Challenges: EM Reliability Degraded EM Limits Heightened EM Violations (30% Less) Increased Peak Current (25% more) Increased Self Heating Power EM Post Thermal EM Higher FinFET Temp • Via and Wire EM limits routing / driver sizing • Thermal impact on EM: – 25ºC increase on FinFET degrades expected lifetime by 3x to 5x on device and metal layers
  • 8. 6/23/2014 © 2014 ANSYS, Inc. 8 FinFET Design Challenges: ESD Reliability Higher ESD Sensitivity • Careful layout based ESD design planning • ESD integrity as part of sign-off Higher Device Sizes Lack of Snapback Device Support Degraded Diode Protection Reduced Interconnect Reliability
  • 9. 6/23/2014 © 2014 ANSYS, Inc. 9 FinFETs: Expanding Capacity Challenges Discrete Single core Dual core Quad-core Multi-core CPU + GPU, DDR5, … ~1.5B+ nodes ~ 300M gates ~3B+ nodes ~500M nodes ~ 120M gates ~100M nodes ~50M nodes ~ 50M gates ~ 12M gates Multi-CPU Distributed Hierarchical Smart Caching
  • 10. 6/23/2014 © 2014 ANSYS, Inc. 10 DMP: Distributed Machine Processing Capacity and Performance Analysis Result Exploration Distributed Simulation • Distributed full-chip simulation with package and PCB impact • Design split and simulated over the network with each partition full-chip aware • Full flat accuracy with 2-3X performance gain Chip + Package + PCB
  • 11. 6/23/2014 © 2014 ANSYS, Inc. 11 DMP Performance Benchmark 3X Performance Improvement from Prior Generation RedHawk (2009) RedHawk (2012) RedHawk (2012) Hierarchical RedHawk (2014) DMP 100+M Instance Design
  • 12. 6/23/2014 © 2014 ANSYS, Inc. 12 FinFET: Increased Noise Sensitivity Chip Team Package Team Existing Approach • Chip team needs to decipher and use package model • No immediate feedback on package design issues
  • 13. 6/23/2014 © 2014 ANSYS, Inc. 13 FinFET: Increased Noise Sensitivity Chip Team Package Team RedHawk-CPA Simultaneous Package and Chip Voltage Drop Debug and Optimization
  • 14. 6/23/2014 © 2014 ANSYS, Inc. 14 RedHawk-CPA: Package-Aware Chip Signoff Accuracy and Ease-of-Use • Fully distributed, chip analysis ready, per bump parasitic network • Automatic hook-up to chip layout maintaining pin-to-pin mapping • Simultaneous chip-package design analysis and optimization Distributed 19.2mV Lumped 13.8mV
  • 15. 6/23/2014 © 2014 ANSYS, Inc. 15 RedHawk-CPA Performance Size Runtime/Memory # Terminals 6 layers, 3 domains Per Bump Resolution 10 min / ~15 GB 600 Package Extraction RedHawk Simulation No Package Lumped Package RedHawk-CPA Simulation Time 53 min 51 min 58 min Memory Usage 6.8 GB 6.9 GB 7.76 GB
  • 16. 6/23/2014 © 2014 ANSYS, Inc. 16 RedHawk-CPA Impact on DvD • Ideal Voltage = 0.998V • 3 simulation results – Green No Pkg maxima @ 0.99V – Blue Lump Pkg maxima @ 0.97V – Red Dist Pkg maxima @ 0.93V • Distribution of instance DvD shifts with CPA R-L-C-K package Instance Voltage Number of Instances Higher voltage drop
  • 17. 6/23/2014 © 2014 ANSYS, Inc. 17 Foundry Certified for FinFET Processes Certified for TSMC 16N v1.0 and Intel Custom Foundry 14nm • Resistance correlation including Middle-end and Back-end layers • EM Rule handling • IR/DvD extraction and analysis Unique Metal Architecture • Special metal layers • Complex via structures and shapes • Diffusion as interconnect structures Enhanced Modeling • Dummy devices • Vertical resistance • Double patterning Complex EM, ESD • Current-direction, metal topology based • Width, temperature, self-heat, etc • Pseudo-via, RMS, etc.
  • 18. 6/23/2014 © 2014 ANSYS, Inc. 18 RedHawk 2014 Industry Standard Power Noise Reliability Sign-Off Connectivity Checks Static Analysis Power/SignalEM Vectorless Dynamic ESD Integrity In-rush Current Chip Power Model Impact on Timing Reliability Power Noise Gridcheck Vectorless Scan RTL/Gate VCD Applied Analysis Distributed Pkg (CPA) Maximum Signoff Coverage!
  • 19. 6/23/2014 © 2014 ANSYS, Inc. 19 RedHawk 2014 Member of Elite Group of Best-in-Class Solutions ANSYS Fluent™ • Aerodynamics • Engine Combustion • Thermal Management ANSYS Mechanical™ • Static Structural • Vibration and Stress • Component Design ANSYS HFSS™ • EMI/EMC Certification • Wireless Connectivity • Electric Motors, Battery ANSYS RedHawk™ • RTL2GDS Power Noise • Foundry Certified Reliability • C-P-S Power, Signal, Thermal
  • 20. 6/23/2014 © 2014 ANSYS, Inc. 20 Related Presentations @ DAC2014 • System Power Analysis with Correlation Results for Advanced Processor Designs • Silicon Correlation of RedHawk Dynamic Voltage Drop in High Power Density SoC • Chip-Package-System Based Power Integrity Analysis Flow for 14nm Mobile Designs • RedHawk-CPA: New Paradigm for Faster Chip-Package Convergence • Achieving Power Noise Reliability Sign-off for FinFET based Designs